

SYSTEM FOR BI-DIRECTIONAL VIDEO SIGNAL TRANSMISSION

1 TECHNICAL FIELD

2 The technical field is generally video transmission, and more specifically a high-
3 speed digital interface for bi-directionally transmitting video information.

4 BACKGROUND

5 As computers have increased in speed and complexity, so too has the video data
6 transmitted from a processor, motherboard, or graphics card to a video display. Along
7 with this increased complexity comes an increase in the raw amount of video data
8 transmitted. For example, early video displays comprised simple ASCII text, which
9 eventually gave way to monochromatic graphics. This evolution continued through the
10 Color Graphics Adapter (CGA) video standard, the Video Graphics Array (VGA) video
11 format, and so forth to today's high-resolution video display formats. Each step up in
12 video display quality required a concurrent step in the speed with which video data was
13 transmitted, and the development of new video circuitry to meet increasing transmission
14 requirements.

15 Today, the transition-minimized differential signaling (TMDS) interface is used as
16 a basis for several video display standards, including the VESA Digital Visual Interface
17 (DFP) and "Plug & Display" (P&D) standards, as well as the Digital Visual Interface
18 (DVI) specification from the Digital Display Working Group. The TMDS interface is
19 generally embodied as a microcircuit capable of high speed serial video transmission in a
20 single direction. A TMDS circuit accepts three parallel video data inputs, encodes the
21 video data via a proprietary algorithm, and transmits encoded data as a serial
22 transmission. Further, the TMDS interface is used by many digital video sources, such as
23 digital still cameras, televisions, and video cameras.

24 However, modern video transmission systems are typically configured as
25 unidirectional transmitters. That is, each system transmits data, but is unable to receive
26 data without the addition of a second specially configured transmission system. For
27 example, the TMDS interface described above requires that each data transmission source
28 have a completely separate TMDS-compatible receiver in order to receive return video
29 data. This adds to the overall design complexity and manufacturing cost when
30 developing video systems based on the TMDS standard. In applications where many
31 simultaneous video transmissions are required, such as a videoconference or multi-

1 camera video shoot, the cost of these extra transmitters and receivers becomes
2 prohibitive.

3 Accordingly, there is a need for an improved video data transmission system.

4 SUMMARY

5 Generally speaking, the present invention comprises a bi-directional high speed
6 video data transmission system. A transmitter receives a parallel video data stream, a
7 clock signal, and a control signal. The control signal and parallel video data stream are
8 encoded as a serial video data stream and transmitted across a data pair to a receiver,
9 along with the clock signal. This transmission is accomplished by using a pair of
10 transistors to switch a DC current across the two data lines comprising the data pair. This
11 switching creates an AC current on each data line. Further, as the current varies on the
12 data lines so too does the voltage. Thus, the serial video data stream may be transmitted
13 as short bursts of voltage differential measured across a pair of terminating resistors
14 located within the receiver. The clock signal indicates when current is switched from one
15 line to another.

16 The receiver decodes the serial video data stream back into its component parts so
17 that the video data may be displayed by an appropriate display device. Further, one
18 summing resistor is connected to each of the first and second data lines. This pair of
19 summing resistors adds the AC currents seen across the data lines to reconstruct the
20 original, switched DC current as a DC return current. In order to close the current loop
21 between the transmitter and receiver, a return current path from receiver to transmitter
22 must be provided.

23 This return current path provides an opportunity to transmit information from the
24 receiving device to the transmitting device. Accordingly, the DC return current may be
25 used to drive a transmitter located on the original receiving side in order to send video
26 data to the original transmitting side of the bi-directional video data transmission system.
27 The DC return current may be passed to a return transmitter electrically connected to the
28 receiver. This return transmitter operates in a manner similar to the transmitter described
29 above, using a pair of transistors to switch the DC return current across two dedicated
30 return data lines leading to a return receiver located within the device housing (and also
31 electrically coupled to) the original transmitter. Again, the return transmitter may encode
32 a video data stream for transmission across the return data lines. As the DC return current
33 is switched across these lines, the return receiver detects the encoded video data as a
34 resulting voltage differential. A second pair of summing resistors is likewise connected

1 to the return data lines and the original transmitter. This second pair of summing resistors
2 adds the AC currents generated in the return data lines together into a DC current, which
3 is in turn passed to the original transmitter. This completes the necessary current loop.

4 The bi-directional high speed video communications system may also be provided
5 with one or more filters to screen out transients generated when current is switched from
6 one data line to another. Further, the current switching in both directions may be
7 controlled by a single clock signal, or a clock signal dedicated to each transmission
8 direction may be used.

9 That the present invention fulfills the need for an improved video data
10 transmission system will be apparent to those of ordinary skill in the art upon reading the
11 following description and appended claims.

12 **DESCRIPTION OF THE DRAWINGS**

13 The detailed description will refer to the following drawings, wherein like
14 numerals refer to like elements, and wherein:

15 Figure 1 displays a block diagram of a conventional transition-minimized
16 differential signaling (TMDS) system;

17 Figure 2 displays a circuit diagram of a conventional TMDS transmitter and
18 receiver pair;

19 Figure 3 displays a circuit diagram of a bi-directional communication TMDS
20 system including a return data channel;

21 Figure 4 displays a block diagram of a bi-directional communication TMDS
22 system employing a single clock to time data streams traveling in both directions;

23 Figure 5 displays a block diagram of a bi-directional communication TMDS
24 system employing a dedicated clock for each transmitter;

25 Figure 6 displays a circuit diagram of a bi-directional communication TMDS
26 system having a return current filter;

27 Figure 7 displays a time graph of clock and data signals including noise resulting
28 from line interference;

29 Figure 8 displays a bi-directional TMDS transceiver; and

30 Figure 9 displays an enhanced TMDS system having increased data capacity.

31 **DETAILED DESCRIPTION**

32 Generally speaking, a transition-minimized differential signaling (TMDS) circuit,
33 as shown in Figure 1, is used to transmit digital video data at relatively high rates of
34 speed. The TMDS circuit converts parallel video data streams, video display timing

1 information, and control signals to a plurality of serial data signals, which are transmitted
2 from a transmitter 100 across data pairs 110, 120, 130 to a receiver 140. A DC return
3 channel 116 is provided to close the current loop between the transmitter 100 and receiver
4 140.

5 The transmitter 100 receives parallel video data streams through a series of inputs
6 101, 102, 103 from a video data source (not shown), such as a graphics card or chip, a
7 video camera, or computer peripheral. Generally, each video data stream is an eight bit
8 signal, while the control signal comprises four bits and the clock signal a single bit.
9 Alternate embodiments, however, may use a different number of bits for each signal. The
10 transmitter 100 creates a ten bit output by encoding each video data stream and the
11 control signal. Effectively, the control signal is encoded with each of the video data
12 streams. This ten bit output is then serialized. Further, the converted serial data is
13 transmitted to the receiver as a DC-balanced signal. A clock signal, generated by a phase
14 locked loop 160 (PLL) from a reference clock input, regulates the signal transmission
15 timing and is transmitted across a clock data pair 150 to the receiver 140.

16 The receiver 140 recovers the converted serial data by oversampling each of the
17 three serial data streams. The receiver 140 also receives the clock signal across the clock
18 data pair 150, but does not regulate its serial data stream sampling according to the clock
19 pulses. Rather, the oversampled data are received and converted back into ten bit
20 character data by a deserializer contained within the receiver 140. The deserializer passes
21 the ten bit data to a decoder, also contained within the receiver 140, which in turn
22 converts the ten bit character data into its original eight bit form. The decoder
23 synchronizes the eight bit data stream with the clock signal to determine exactly when
24 each eight bit data byte begins and ends.

25 The foregoing is a general overview of the functionality and operation of a TMDS
26 circuit. The TMDS circuit and its capabilities are more fully described in United States
27 Patent No. 5,974,464, issued on October 26, 1999, entitled "System for High Speed Serial
28 Video Signal Transmission Using DC-Balanced Coding," and invented by Yeshik Shin
29 et. al.

30 Figure 2 displays a partial circuit diagram of the output portion of a single TMDS
31 transmitter 100 and the corresponding input portion of a TMDS receiver 140. It should
32 be noted that, despite its name, a TMDS circuit does not transmit data by varying voltage
33 but instead by pulling a DC current from the transmitter 100, across a data pair 110, and
34 to the receiver 140. In order to accomplish this, a TMDS transmitter 100 uses two

1 transistors 202, 204 to steer a fixed current between the two data lines 206, 208
2 comprising each data pair. At any given time, one line carries current and one does not.
3 As previously mentioned, this constant switching action induces an AC current and
4 voltage differential across each data line. When a data signal is received by a transistor
5 202, 204, the transistor biases to permit current to flow from the current source 214,
6 through the transistor, and along a data line 206, 208 to the receiver 140.

7 As the transistors 202, 204 alternate current between each line 206, 208, the
8 voltage of the live data line varies from a high of the reference voltage V_{term} to a low of
9 zero. Typically, V_{term} is approximately 500 millivolts, although alternate embodiments
10 may employ different reference voltages.

11 The receiver 140 detects the resulting voltage differentials across the summing
12 resistors 210, 212 at the receiver end of the line. In order to accomplish this, a current
13 return path 116 must be provided between the transmitter and receiver. Accordingly, the
14 connections between a TMDS transmitter 100 and receiver 140 typically include a
15 dedicated return 116 for each pair of data or clock transmission lines 206, 208, although
16 alternate embodiment may permit one current return per two data or clock pairs. As the
17 transmitter 100 steers the DC current from one data line 206, 208 to the other, the currents
18 in the data pair conductors are summed through a pair of summing resistors 210, 212 into
19 the DC return channel 116. Since the sum of the current through the data pair 110 at any
20 given moment is a constant, the return channel 116 carries a DC current from the receiver
21 back to the transmitter. While some noise may be introduced into the return DC current
22 due to switching between the two data lines 206, 208, the noise is typically minimal and
23 does not affect the operation of the TMDS circuit.

24 Many times, bi-directional data transmission may prove desirable. For example,
25 in a videoconference data may flow freely back and forth between a first TMDS circuit in
26 a computer or display device and a second such circuit in a video camera. The return
27 current path 116 may be used as a return data path to transmit data from a TMDS circuit
28 co-located with the receiver to a receiver co-located with the original transmitter.
29 Essentially, each device engaged in bi-directional data transmission will contain both a
30 TMDS transmitter and receiver, using the return channel as a data pair to transmit
31 information from the original receiver to the original transmitter.

32 Figure 3 displays an embodiment of a bi-directional TMDS system. As can be
33 seen, each bi-directional TMDS circuit 300, 310 contains both a transmitter 100, 100' and
34 receiver 140, 140'. This permits each bi-directional TMDS circuit to both send and

1 receive data. Instead of using a single line as the current return channel 116, a pair of
2 return data lines 320, 322 is employed as a return channel 116. By connecting the pair of
3 return data lines 320, 322 to a slightly modified return transmitter 100', which is in turn
4 electrically connected to the original receiver 140, data may be transmitted from the
5 second bi-directional TMDS circuit 310 to the first bi-directional TMDS circuit 300.
6 Thus, a return data channel may be added at the minimal cost of including a single extra
7 data line.

8 As can be seen from Figure 3, the receivers 140, 140' located in each of the bi-
9 directional TMDS circuits 300, 310 are identical in construction and effect. Each
10 receives data across a data pair by measuring the voltage differential between the lines
11 206, 208, 320, 322 comprising the pair. However, the transmitters 100, 100' differ in one
12 respect: only one transmitter requires a current source 214. The second bi-directional
13 TMDS circuit 310 simply receives the current from the data lines 206, 208, sums the
14 current within the receiver 140' to create a DC current as previously discussed, and uses
15 the summed DC current in the transmitter 110' in lieu of a dedicated current source 214.
16 Thus, both of the bi-directional TMDS circuits 300, 310 are driven by a single current
17 source 214.

18 The two transistors 324, 326 within the return transmitter 100' may now steer a
19 summed current from the second bi-directional TMDS circuit 310 to the first bi-
20 directional TMDS circuit's 300 receiver 140'. In a manner similar to that described with
21 respect to Figure 2, the transistors 324, 326 may thus transmit data across the return data
22 lines 320, 322. Thus, a return channel, configured in the same manner as the data pair
23 110, has been created by adding one additional conductor 322 to the original return
24 channel 116.

25 Of course, more than a single return data pair may be added. Figure 4 displays a
26 pair of bi-directional TMDS circuits 300, 310 having three data pairs 110, 120, 130, 410,
27 420, 430 transmitting data in each direction. Generally, three data pairs may be used in
28 each direction in order to mimic the original TMDS circuit output, which accepts three
29 separate parallel video data streams and converts them to three serial data streams. In this
30 manner, the TMDS receiver circuit design remains unaltered.

31 As can be further seen in Figure 4, a single clock signal transmitted across a clock
32 data pair 150 may be used to time data transmission in both directions. In the
33 embodiment shown in Figure 4, the clock signal is generated by a PLL 160 located within
34 the first bi-directional TMDS transmitter 300. The clock signal may be transmitted across

1 the clock data pair 150 to the second bi-directional TMDS transmitter 310 in a manner
2 similar to that described with respect to Figs. 1 and 2. Employing a single PLL 160 and
3 clock signal minimizes design and manufacturing expenses by reducing the number of
4 necessary components.

5 However, not all video data transmissions operate at the same frequency, or at
6 multiples of the same frequency. Some video data, for example, may be transmitted at
7 100 MHz, while another source may send video data at 133 MHz. Where two such video
8 sources are transmitting data between each other, it may be desirable to employ a clock
9 signal dedicated to each bi-directional TMDS transmitter 300, 310.

10 For example, the embodiment displayed in Figure 5 includes a first clock pair 150
11 for timing data received from the first bi-directional TMDS circuit 300, and a second
12 clock pair 500 for timing data transmitted by the second bi-directional TMDS circuit 310.
13 In this embodiment, each clock signal has a period corresponding to the transmission
14 frequency of the video data transmitted by the bi-directional TMDS circuit 300, 310
15 associated with the clock signal. Continuing with the example, the first clock pair 150
16 may transmit a clock signal with a period of .00000001 seconds, while the second clock
17 pair 500 may transmit a clock signal with a period of approximately .00000000752
18 seconds.

19 Returning briefly to Figure 1, a discussion of switching noise may be useful to
20 understand the need for a filter in a bi-directional TMDS transmitter design. As
21 previously mentioned, a basic TMDS transmitter 100 operates by switching current
22 between two data lines 206, 208 comprising a data pair 110. The receiver 140 receives
23 and sums the current from both data lines 206, 208 in order to generate a DC return signal
24 116. However, the act of switching between the data lines 206, 208 may induce
25 switching transients in the currents themselves. When these switching transients occur,
26 they cause the current carried by the data pairs 110, 120, 130 to spike upward or
27 downward. The current spikes may be included by the receiver 140 and the summing
28 resistors 210, 212 during the summing operation. Therefore, the DC return signal 116
29 may include brief deviations from the base DC signal induced by the switching transients.
30 These deviations are generally referred to as "line noise".

31 In a basic TMDS circuit, such line noise may typically be ignored, because the
32 return channel carries no data. However, in the case of a bi-directional communications
33 system, the second bi-directional TMDS transmitter 310 uses the summed DC current to

1 drive a return data path. Line noise in the summed DC current may result in data
2 corruption across the return data lines 320, 322.

3 One embodiment of the bi-directional TMDS circuit 310, as shown in Figure 6,
4 employs a filter 600 to eliminate line noise and thus preserve data integrity. The filter
5 600 is generally placed between the receiver 140 and return transmitter 100' portions of
6 the bi-directional TMDS circuit 310, in order to squelch line noise after current summing
7 is completed. Although Figure 6 displays a typical LC filter 600, it should be understood
8 that many different types of filters could be employed instead. For example, an active RC
9 filter employing a passive network or operational amplifier may be used in place of the
10 LC filter. Other filters will be apparent to those skilled in the art.

11 Figure 7 displays a switching diagram for a clock signal , DATA1, and DATA2.
12 For reference, the height of each signal represents voltage and the length is measured in
13 time. Further, the clock signal routinely switches every n milliseconds from a zero
14 voltage to voltage Vref, and back again at the end of the same time interval. It should
15 also be noted that the switching diagram of Figure 7 presumes that a single clock signal
16 times all transmissions between a first and second bi-directional TMDS circuit 300, 310.

17 DATA1 represents the video data transmitted by the first bi-directional TMDS
18 circuit 300, while DATA2 is the signal transmitted by the second bi-directional TMDS
19 circuit 310. As can be seen, the rising edge 702 of the clock signal triggers the beginning
20 of a data transmission in DATA1. The DATA1 data transmission similarly ends when
21 the next rising edge 702 of the clock signal is reached. In this manner, DATA1 may be
22 said to "clock on the rising edge" of the clock signal. Similarly, DATA2 clocks on the
23 falling edge 704 of the clock signal.

24 As previously mentioned, noise is injected into a data line when the current (and
25 concurrent voltage) is switched on that line. Accordingly, line noise 732 is injected into
26 the summed DC current outputted by the receiver only when DATA1 switches states.
27 That is, DATA1 generates noise only during the rising edge of the clock signal , and this
28 noise therefore only passes to the DC return current at the same time. The NOISE signal
29 shows the time at which line noise 732 is injected into the system.

30 Since DATA2 uses the summed DC return current to transmit data, line noise 732
31 will appear in DATA2 only when the clock signal rises. By clocking DATA2 off the
32 falling edge of the clock signal, line noise injected by DATA1's state switch occurs only
33 during a steady state in DATA2 . Since the line noise 732 occurs out of phase with the
34 latching of data, it may safely be disregarded by the receiver 140. It should be noted that

1 this procedure also limits line noise induced in DATA1 by the DATA2's switching, for
2 the same reasons given above.

3 From a manufacturing standpoint, it may be desirable to standardize a bi-
4 directional TMDS transmitter in order to minimize manufacturing costs. Further, a
5 standardized design would permit any bi-directional TMDS transmitter to interface with
6 another, without requiring, for example, one bi-directional transmitter to include a current
7 source and the other a filter.

8 Figure 8 displays a standardized bi-directional TMDS transceiver 800. Each
9 transceiver 800 is capable of both sending and receiving video data. The transceiver
10 contains a pair of transistors 202, 204 that drive current across a data pair, a current
11 source 214, and summing resistors 210, 212 to return a DC current to the transmitter
12 portion of the transceiver. Although not shown, the transceiver 800 may also include a
13 filter to eliminate noise. The standardized transceiver 800 effectively integrates a
14 transmitter 100 and receiver 140 into a single package, without requiring each end of a bi-
15 directional TMDS system to have a unique circuit design.

16 Of course, the transceiver's 800 data transmission and reception may suffer from
17 line noise induced by switching transients, as previously described with respect to Figs. 6
18 and 7. Accordingly, alternate embodiments of the transceiver 800 may include a filter
19 600 as previously described, or may transmit and receive data via out of phase data
20 signals, as described with respect to Figure 7. Further, multiple transceivers 800 in
21 communication with one another may employ a single clock to control the timing of data
22 transmissions, may each use a dedicated clock, or may have some combination thereof.

23 Turning now to Figure 9, it may be seen that another embodiment of the present
24 invention may employ the current return path 116 in conjunction with a second data line
25 320 to increase the data capacity of a unidirectional data transmission. By adding a single
26 data line 320, an additional "outbound" data pair 900 may be formed. The data pair 900
27 forms a complementary output to the three data pairs 110, 120, 130 of a basic TMDS
28 transmitter 100. (Note that Figure 9 shows only a single data pair 110 in order to
29 maintain clarity.) The data pair 900 may be driven by a second transmitter 910.
30 Similarly, a second receiver 920 may accept data. The second receiver 920 may include a
31 second current source 930 in order to balance the current and voltage across the data
32 communications loop formed by the transmitters 100, 910 and receiver 140, 920.

33 Of course, a dual transmitter array may also be created by adding two additional
34 data pairs (not shown) to the data pair 900 created from the current return path 116. This

1 would effectively double the data transmission capacity of a standard TMDS transmitter
2 100, but use only four additional data lines instead of the five necessary for two standard
3 transmitters arrayed side by side.

4 Note that in any of the above described embodiments, the operation of the second
5 channel – regardless of the direction in which it is to be used – may be suspended for
6 compatibility with current single-channel, unidirectional systems. In this mode of
7 operation, one of the conductors of the second data pair may assume the role of the
8 original DC return. Thus, any transmitter, receiver, or transceiver devices built to support
9 this new system can also be used with interconnects built to the current single-channel
10 standards.

11 As will be recognized by those skilled in the art from the foregoing description of
12 example embodiments of the invention, numerous variations on the described
13 embodiments may be made without departing from the spirit and scope of the invention.
14 For example, a transceiver may employ more or fewer numbers of transistors and data
15 lines, or a different type of filter may be used to minimize or eliminate line noise.
16 Further, while the present invention has been described in the context of specific
17 embodiments and data transmissions, such descriptions are by way of example and not
18 limitation. Accordingly, the proper scope of the present invention is specified by the
19 following claims.